Electronics engineering semester 6 syllabus


Electronics engineering semester 6 syllabus

Basic VLSI Design
Technology Trend
Technology Comparison: Comparison of BJT, NMOS and CMOS technology 1.2
MOSFET Scaling: Types of scaling, Level 1 and Level 2 MOSFET Models, MOSFET capacitances
2 MOSFET Inverters
Circuit Analysis: Static and dynamic analysis (Noise, propagation delay and power dissipation) of resistive load and CMOS inverter, comparison of all types of MOS inverters, design of CMOS inverters, CMOS Latch-up 2.2
Logic Circuit Design: Analysis and design of 2-I/P NAND and NOR using equivalent CMOS inverter
3 MOS Circuit Design Styles
Design Styles: Static CMOS, pass transistor logic, transmission gate, Pseudo NMOS, Domino, NORA, Zipper, C2MOS, sizing using logical effort 3.2
Circuit Realization: SR Latch, JK FF, D FF, 1 Bit Shift Register, MUX, decoder using above design styles
4 Semiconductor Memories
SRAM: ROM Array, SRAM (operation, design strategy, leakage currents, read/write circuits), DRAM (Operation 3T, 1T, operation modes, leakage currents, refresh operation, Input-Output circuits), Flash (mechanism, NOR flash, NAND flash) 4.2
Peripheral Circuits: Sense amplifier, decoder
5 Data Path Design
Adder: Bit adder circuits, ripple carry adder, CLA adder 5.2
Multipliers and shifter: Partial-product generation, partial-product accumulation, final addition, barrel shifter
6 VLSI Clocking and System Design
Clocking: CMOS clocking styles, Clock generation, stabilization and distribution 6.2
Low Power CMOS Circuits: Various components of power dissipation in CMOS, Limits on low power design, low power design through voltage scaling 6.3
IO pads and Power Distribution: ESD protection, input circuits, output circuits, simultaneous switching noise, power distribution scheme 
Interconnect: Interconnect delay model, interconnect scaling and crosstalk
Recommended Books:
1. Sung-Mo Kang and Yusuf Leblebici, “CMOS Digital Integrated Circuits Analysis and Design”, Tata McGraw Hill, 3rd Edition.
2. Jan M. Rabaey, Anantha Chandrakasan and Borivoje Nikolic, “Digital Integrated Circuits: A Design Perspective”, Pearson Education, 2nd Edition.
3. Etienne Sicard and Sonia Delmas Bendhia, “Basics of CMOS Cell Design”, Tata McGraw Hill, First Edition.
4. Neil H. E. Weste, David Harris and Ayan Banerjee, “CMOS VLSI Design: A Circuits and Systems Perspective”, Pearson Education, 3rd Edition.
5. Debaprasad Das, “VLSI Design”, Oxford, 1st Edition.
6. Kaushik Roy and Sharat C. Prasad, “Low-Power CMOS VLSI Circuit Design”, Wiley, Student Edition.
Internal Assessment (IA): Two tests must be conducted which should cover at least 80% of syllabus. The average marks of both the tests will be considered as final IA marks End Semester Examination: 1. Question paper will comprise of 6 questions, each carrying 20 marks. 2. Total 4 questions need to be solved. 3: Question No.1 will be compulsory and based on entire syllabus wherein sub questions of 2 to 5 marks will be asked. 4: Remaining questions will be selected from all the modules.
 
Advanced Instrumentation System
Concepts of Advancement in Instrumentation
Data acquisition and data logging, telemetry in measurement, basic requirement of control system and components
2 Pneumatic Components
ISO symbols, pneumatic air supply system, air compressors, pressure regulation devices, directional control valves 2.2
Special types of pneumatic valve: pilot-operated valves, non-return valves, flow control valves, sequence valves, and time delay valve 2.3
Single and double acting linear actuators, special type of double acting cylinder, rotary actuators, air motors 2.4
Process control pneumatics: flapper nozzle system, volume boosters, air relays, pneumatic transmitters and controllers, pneumatic logic gates, dynamic modeling of pneumatic circuits
3 Hydraulic Components.
Hydraulic pumps, Pressure regulation method, loading valves 3.2
Hydraulic valves and actuators, speed control circuits for hydraulic actuators 3.3
Selection and comparison of pneumatic, hydraulic and electric systems
4 Transmitters and Converters
Electronic versus pneumatic transmitters, 2-wire; 3-wire and 4-wire current transmitters 4.2
Electronic type: temperature, pressure, differential pressure, level, flow transmitters and their applications Smart (Intelligent) transmitters, Buoyancy transmitters and their applications. 4.3
Converters: Pneumatic to Electrical and Electrical to Pneumatic converters
5 Process Control Valves
Globe, ball, needle, butterfly, diaphragm, pinch, gate, solenoid, smart control valves and special designs of globe valves 5.2
Flow characteristics, control valve parameters, control valve capacity, valve rangeabilty, turn-down, valve size, valve gain 5.3
Selection criteria, specifications and installation of control valves 5.4
Valve Positioners: Necessity, types-motion balance and force-balance, effect on performance of control valve 5.5
Control Valve Actuators: Electrical, pneumatic, hydraulic, electro-mechanical, digital actuators. selection criteria of valve actuators
6 Controllers and Controller Tuning
Continuous and discontinuous controller: proportional controller, proportional band, RESET controller, rate controller, composite controller, cascade controller, feed-forward controller 6.2
Need and different method of controller tuning
Recommended Books:
1. Bella G. Liptak, “Process Control and Optimization, Instrument Engineer’s Handbook”, 4th Edition, CRC Press
2. WG Andrews and Williams, “Applied Instrumentation in the process Industries, Vol. – I and II”, Gulf Publication
3. Terry Barlett, “Process Control System and Instrumentation”, Delimar Cengage learning Reprint-2008
4. Andrew Parr, “Hydraulics And Pneumatics- A Technician’s And Engineer’s Guide”, Jaico Publishing House, Mumbai
5. C.D.Johnson, “Process Control and Instrument Technology”, Tata Mcgraw Hill.
6. J. W. Hatchison, “ISA Handbook of Control Valves”, 2ndEdition, ISA, 1990.
Internal Assessment (IA): Two tests must be conducted which should cover at least 80% of syllabus. The average marks of both the tests will be considered as final IA marks End Semester Examination: 1. Question paper will comprise of 6 questions, each carrying 20 marks. 2. Total 4 questions need to be solved. 3: Question No.1 will be compulsory and based on entire syllabus wherein sub questions of 2 to 5 marks will be asked. 4: Remaining questions will be selected from all the modules.
 
Computer Organization
Introduction to Computer Organization
Fundamental units of computer organization, evolution of computers, von neumann model, performance measure of computer architecture
Introduction to buses and connecting I/O devices to CPU and Memory, bus structure,
Introduction to number representation methods, integer data computation, floating point arithmetic.
2 Processor Organization and Architecture
CPU Architecture, register organization, instruction formats, basic instruction cycle, instruction interpretation and sequencing
Control unit: soft wired (micro-programmed) and hardwired control unit design methods
Microinstruction sequencing and execution, micro operations, concepts of nano programming.
Introduction to RISC and CISC architectures and design issues, case study on 8085 microprocessor, features, architecture, pin configuration and addressing modes
3 Memory Organization
Introduction to memory and memory parameters, classifications of primary and secondary memories, types of RAM and ROM, allocation policies, memory hierarchy and characteristics 3.2
Cache memory concept, architecture (L1, L2, L3), mapping techniques, cache coherency 3.3
Interleaved and associative memory, virtual memory, concept, segmentation and paging, page replacement policies
4 Input / Output Organization
Types of I/O devices and access methods, types of buses and bus arbitration, I/O interface, serial and parallel ports 4.2
Types of data transfer techniques, programmed I/O, interrupt driven I/O and DMA 4.3
Introduction to peripheral devices, scanner, plotter, joysticks, touch pad, storage devices
5 Introduction To Parallel Processing System

Introduction to parallel processing concepts, Flynn?s classifications, pipeline processing, instruction pipelining, pipeline stages, pipeline hazards
6 Introduction to Intel IA32 Architecture.

Intel IA32 family architecture, register structure, addressing modes, advancements in arithmetic and logical instructions, exception handling in IA32 architecture

Recommended Books:
1. Carl Hamacher, Zvonko Vranesic and Safwat Zaky, “Computer Organization”, Fifth Edition, Tata McGraw-Hill.
2. John P. Hayes, “Computer Architecture and Organization”, Third Edition.
3. William Stallings, “Computer Organization and Architecture: Designing for Performance”, Eighth Edition, Pearson.
4. B. Govindarajulu, “Computer Architecture and Organization: Design Principles and Applications”, Second Edition, Tata McGraw-Hill.
1. Dr. M. Usha and T. S. Srikanth, “Computer System Architecture and Organization”, First Edition, Wiley-India.
2. Ramesh Gaonkar, “Microprocessor Architecture, Programming and Applications with the 8085”, Fifth Edition,Penram
Internal Assessment (IA): Two tests must be conducted which should cover at least 80% of syllabus. The average marks of both the tests will be considered as final IA marks End Semester Examination: 1. Question paper will comprise of 6 questions, each carrying 20 marks. 2. Total 4 questions need to be solved. 3: Question No.1 will be compulsory and based on entire syllabus wherein sub questions of 2 to 5 marks will be asked. 4: Remaining questions will be selected from all the modules.
 
Power Electronics I
Principle of operation of SCR, static and dynamic characteristics, gate characteristics 1.2
Methods of turning on (type of gate signal), firing circuits (using R, R-C, UJT),commutation circuit 1.3
Protection of SCR
2 Other Switching Devices

Principle of operation, characteristics, rating and applications of: TRIAC, DIAC, GTO, MOSFET, IGBT and power BJT 2.2
Driver circuits for power transistors
3 *Controlled Rectifiers

Half wave controlled rectifiers with R, R-L load, 3.2
Full wave controlled rectifiers, half controlled and fully controlled rectifiers with R, R-L load (effect of source inductance not to be considered) 3.3
Single phase dual converter, three phase half controlled and fully controlled rectifiers with R load only *Numerical based on calculation of output voltage
4 *Inverters

Introduction, principle of operation, performance parameters of: Single phase half / full bridge voltage source inverters with R and R-L load, three phase bridge inverters (1200 and 1800 conduction mode) with R and R-L load 4.2
Voltage control of single phase inverters using PWM techniques, harmonic neutralization of inverters, applications *Numerical with R load only
5 Choppers

Basic principle of step up and step down choppers 5.2
DC-DC switching mode regulators: Buck, Boost, Buck-Boost, Cuk regulators, (CCM mode only)
6 AC Voltage Controllers

Principle of On-Off control, principle of phase control, single phase bidirectional control with R and RL load
7 Cycloconvertor

Introduction, single phase and three phase Cyclo-converters, applications

Recommended Books: :
1. M. H. Rashid, “Power Electronics”, Prentice-Hall of India
2. Ned Mohan, “Power Electronics”, Undeland, Robbins, John Wiley Publication
3. Ramamurthy, “ Thyristors and Their Applications”
4. Alok Jain, “Power Electronics and its Applications”, Penram International Publishing (India) Pvt. Ltd.
5. Vedam Subramanyam, “Power Electronics”, New Age International
6. Landers, “Power Electronics”, McGraw Hill
7. M.D. Singh and K. B. Khanchandani, “Power Electronics”, Tata McGraw Hill
8. P. C. Sen, “Modern Power Electronics”, Wheeler Publication
Internal Assessment (IA): Two tests must be conducted which should cover at least 80% of syllabus. The average marks of both the tests will be considered as final IA marks End Semester Examination: 1. Question paper will comprise of 6 questions, each carrying 20 marks. 2. Total 4 questions need to be solved. 3: Question No.1 will be compulsory and based on entire syllabus wherein sub questions of 2 to 5 marks will be asked. 4: Remaining questions will be selected from all the modules.
 
Digital Signal Processing and Processors
Recommended Books:
1. Proakis J., Manolakis D., “Digital Signal Processing”, 4th Edition, Pearson Education
2. Oppenheim A., Schafer R., Buck J., “Discrete Time Signal Processing”, 2nd Edition, Pearson Education.
3. Babu R., “Digital Signal Processing”, 4th Edition, Scitech Publications.
4. B. Venkata Ramani and M. Bhaskar, “Digital Signal Processors, Architecture,
Programming and Applications”, Tata McGraw Hill, 2004.
5. L. R. Rabiner and B. Gold, “Theory and Applications of Digital Signal Processing”, Prentice-Hall of India, 2006.
6. B. Kumar, “Digital Signal Processing”, New Age International Publishers, 2014.
Internal Assessment (IA): Two tests must be conducted which should cover at least 80% of syllabus. The average marks of both the tests will be considered as final IA marks End Semester Examination: 1. Question paper will comprise of 6 questions, each carrying 20 marks. 2. Total 4 questions need to be solved. 3: Question No.1 will be compulsory and based on entire syllabus wherein sub questions of 2 to 5 marks will be asked. 4: Remaining questions will be selected from all the modules.
 
Information Technology For Management of Enterprises
IT Infrastructure 6 1.1 Information technology 1.2 Computing infrastructure: software 1.3 Networking infrastructure 1.4 Cabling infrastructure 1.5 Wires less infrastructure 1.6 Storage infrastructure
2 IT Production Tool 6 2.1 Security infrastructure 2.2 Office tools 2.3 Data management tools 2.4 Web tools
3 Internet and Network Protocol 4 3.1 Network management tools 3.2 Network protocols and global connectivity
4 IT Management 6 4.3 E-Business Highway- business automation platform 4.4 Infrastructure management 4.5 Security management 4.6 Information management and audit
5 IT Applications 4 5.1 E Governance 5.2 Connected world and E-commerce 5.3 Information systems 5.4 Business systems Total
Reference Books:
1. B Muthukumaran, “Information Technology for Management”, Oxford University Press
2. Kenneth C. Laudon and Jane P. Laudon, “Management Information Systems”, Pearson Education
Internal Assessment (IA): Two tests must be conducted which should cover at least 80% of syllabus. The average marks of both the tests will be considered as final IA marks End Semester Examination: 1. Question paper will comprise of 6 questions, each carrying 10 marks. 2. Total 4 questions need to be solved. 3: Question No.1 will be compulsory and based on entire syllabus wherein sub questions of 2 to 5 marks will be asked. 4: Remaining questions will be selected from all the modules.
 
 
 
No comments yet.

Leave a Reply

Powered by WordPress. Designed by Woo Themes